PTO/SB/08a (08-03)

Approved for use through 07/31/2008. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE ction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

## Complete if Known 09/961,202 Application Number **INFORMATION DISCLOSURE** Filing Date September 24, 2001 STATEMENT BY APPLICANT Baruch SOLOMON First Named Inventor 2186 Art Unit (Use as many sheets as necessary) Zhuo H. Li Examiner Name 02207/12173 of 2 Attorney Docket Number Sheet

			U.S. PATENT	OCUMENTS	
Examiner Initials	Cite No.	Document Number  Number - Kind Code <sup>2</sup> (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevar Passages or Relevant Figures Appear
2		US-6,535,959	03-18-03	Ramprasad et al.	
	i	US-6,507,921	01-14-03	Buser et al.	
		US-6,427,188	07-30-02	Lyon et al.	
		US-6,351,844	02-2002	Bala	
		US-6,339,822	01-15-02	Miller	
		US-6,279,103	08-21-01	Warren	
		US-6,233,678	05-15-01	Bala	
		US-6,216,200	04-10-01	Yeager	
		US-6,189,140	02-13-01	Madduri	
		US-6,185,675	02-06-01	Kranich et al.	
1		US-6,076,144	06-2000	Peled et al.	
		US-6,073,213	06-2000	Peled et al.	
		US-5,974,538	10-26-99	Wilmot, Il	
		US-5,966,541	10-12-99	- Agarwal	
		US-5,924,092	07-1999	Johnson	
		US-5,913,223	06-15-99	Sheppard et al	
		US-5,889,999	03-30-99	Breternitz, Jr., et al.	
		US-5,461,699	10-24-95	Arbabi et al.	
V		US-4,575,814	03-11-86	Brooks, Jr., et al.	
		<del> </del>		<u> </u>	

		FOREIGN PA	TENT DOCUME	ENTS		
		Foreign Patent Document			Pages, Columns,	
Examiner Initials*	Cite No. <sup>1</sup>	Country Code <sup>3</sup> – Number <sup>4</sup> - Kind Code <sup>5</sup> (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Lines, Where Relevant Passages or Relevant Figures Appear	English Abstract
						<u> </u>
						ļ
						<u> </u>
						<b> </b>
	1					

Signature Considered 19/6/04	Examiner Signature	Zhuo	Ĺ	Date Considered	12/6/04
------------------------------	-----------------------	------	---	--------------------	---------

Substitute for form 1449A/PTGE TRADE TRADE

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 2 of 2

	Complete if Known .
Application Number	09/961,202
Filing Date	September 24, 2001
First Named Inventor	Baruch SOLOMON
Art Unit	2186
Examiner Name	Zhuo H. Li
Attorney Docket Number	02207/12173

## NON PATENT LITERATURE DOCUMENTS

	<del>,</del>	NON PATENT LITERATURE DOCUMENTS	
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T 2
N		Conte et al, "Optimization of Instruction Fetch Mechanisms for High Issue Rates," Proceedings of the 22 <sup>nd</sup> Annual Int'l. Symposium on Computer Architecture, June 22-24, 1995, Santa Margherita Ligure, Italy, pp. 333-344.	
		Dutta et al, "Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors," Proceedings of the 28th Int'l. Symposium on Microarchitecture, Nov. 29-Dec. 1, 1995, Ann Arbor, MI, pp. 258-263.	
		Hennessy et al., Computer Organization and Design: the hardware/software interface, 2 <sup>nd</sup> Edition, Morgan Kaufmann Publishers, San Francisco, CA, 1998, p. 570.	
		Johnson, Mike, Superscalar Microprocessor Design, PTR Prentice-Hall, Englewood Cliffs, New Jersey, 1991, Chapter 10, pages 177-202.	
		Jourdan et al, "eXtended Block Cache," Intel Corporation, Intel Israel, Haifa, 31015, Israel, pages 1-10.	
		McFarling, Scott, "Combining Branch Predictors," June 1993, WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, CA, 25 pp.	
		Michaud et al, "Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors," Proceedings of the 1999 Int'l. Conference on Parallel Architectures and Compilation Techniques, Oct. 12-16, 1999, Newport Beach, CA, pp. 2-10.	
		Patel et al, "Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing," Proceedings of the 25th Annual Int'l. Symposium on Computer Architecture, June 27-July 1, 1998, Barcelona, Spain, pp. 262-271.	
		Reinman et al, "A Scalable Front-End Architecture for Fast Instruction Delivery," Proceedings of the 26th Int'l. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, GA, pp. 234-245.	
		Rotenberg et al, "Trace Processors," Proceedings of 30th Annual IEEE/ACM International Symposium on Microarchitecture, December 1, 1997, Research Triangle Park, NC, pp. 138-148.	
		Solomon et al., "Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA," ISLPED '01, August 6-7, 2001, Huntington Beach, CA, pp. 4-9.	
		Seznec et al, "Multiple-Block Ahead Branch Predictors," Proceedings of the 7th Int'l. Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1-4, 1996, Cambridge, MA, pp. 116-127.	
		Yeh et al, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache," Proceedings of the 7th Int'l. Conference on Supercomputing, July 1993, Tokyo, Japan, pp. 67-76.	

Examiner Signature	Zhew	Li.	Date Considered	12/6/04	,

\*\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 800. Draw line through citation if not in conformance and not considered, whether or not citation designation number (optional). \*See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspic.org/">www.uspic.org/</a> or MPEP 801.04. \*Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \*For Japaneses patent documents, the legal of the Emperor must procede the serial number of the patent document. \*Nind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 18 if possible. \*Applicant is to place a check mark here if English tengage Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application form to file Confidentiality is powered by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to tax to your to complete, including gathering, preparing, and submitting the completation form to the USPTO. Time will very depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Petert and Trademation Officer.

US palo. H 2002/0,078,327

Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it contains a valid OMB control number Substitute for form 1449A/PTO Complete if Kn wn Application Number Not assigned **INFORMATION DISCLOSURE** Filing Date September 24, 2001 STATEMENT BY APPLICANT First Named Inventor SOLOMON et al Group Art Unit Not assigned (use as many sheets as necessary) **Examiner Name** Not assigned Sheet Attorney Docket Number 2207/12173 1 of 1 **U.S. PATENT DOCUMENTS** U.S. Patent Document

Examiner Initials *	Cite No.1	Number (if knd	(if known)							
y		Setial No.	Jourdan et al Filed 12-14-00							
n		5,381,533								
OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS										
Examiner Initials *	Cite No.	the item (boo	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.							
y		High Perfor 8, No. 3, Ju	Bellas et al, "Architectural and Compiler Techniques for Energy Reduction in High Performance Microprocessors", <i>IEEE Transactions on VLSI Systems</i> , Vol. 8, No. 3, June 2000							
		Black et al Symposium SIGARCH,	Black et al, "The Block-Based Trace Cache", Proceedings of the 26th Intl. Symposium on Computer Architecture, IEEE Computer Society TCCA, ACM SIGARCH, Atlanta, Georgia, May 2-4, 1999							
		Mechanism Research T	Friendly et al, "Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, December 1-3, 1997							
		Variable In Computer A	Intrater et al, "Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", 19th Annual Intl. Symposium on Computer Architecture, Gold Coast, Australia, May 19-21, 1992							
		Jacobson e Intl. Sympo December 1	Jacobson et al, "Path-Based Next Trace Prediction", 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, December 1-3, 1997.							
		Proceeding Computer S	Manne et al, "Pipeline Gating: Speculation Control for Energy Reduction", Proceedings, 25th Annual Intl. Symposium on Computer Architecture, IEEE Computer Society Tech. Comm. on Computer Architecture, ACM SIGARCH, Barcelona, Spain, June 27-July 1, 1998							
			Glaskowsky, Peter N., "Pentium 4 (Partially) Previewed", <i>Microprocessor Report</i> , Vol. 14, Archive 8, pp. 1, 11-13, August 2000							
			Papworth, David B., "Tuning the Pentium Pro Microarchitecture", <i>IEEE Micro</i> , IEEE Computer Society, Vol. 16, No. 2, April 1996							
		http://www.i	Upton, Michael, "The Intel Pentium® 4 Processor", http://www.intel.com/pentium4, October 2000							
		Instruction I Microarchite Microprogra SIGMICRO	Rotenberg et al, "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", Proceedings, 29th Annual IEEE/ACM Intl. Symposium on Microarchitecture, MICRO-29, IEEE Computer Society Tech. Comm. on Microprogramming and Microarchitecture, Assn. for Computing Machinery SIGMICRO, Paris, France, December 2-4, 1996							
V		Jourdan et High-Perfor 12, 2000	Jourdan et al, "eXtended Block Cache, Proceedings 6 <sup>th</sup> Intl. Symposium on High-Performance Computer Architecture HPCA-6, Toulouse, France, Jan. 8-							
Examiner Signature		Thus 4 Date Considered 12/06/04								

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.1 Unique citation designation number.